github-repos/tinycc
1
0
Fork 0
mirror of https://github.com/mirror/tinycc.git synced 2024-12-28 04:00:06 +08:00
Code Issues Packages Projects Releases Wiki Activity
0cb6e3fff8
tinycc/riscv64-link.c

339 lines
10 KiB
C
Raw Normal View History

riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
#ifdef TARGET_DEFS_ONLY
#define EM_TCC_TARGET EM_RISCV
#define R_DATA_32 R_RISCV_32
#define R_DATA_PTR R_RISCV_64
#define R_JMP_SLOT R_RISCV_JUMP_SLOT
#define R_GLOB_DAT R_RISCV_64
#define R_COPY R_RISCV_COPY
#define R_RELATIVE R_RISCV_RELATIVE
#define R_NUM R_RISCV_NUM
#define ELF_START_ADDR 0x00010000
#define ELF_PAGE_SIZE 0x1000
#define PCRELATIVE_DLLPLT 1
#define RELOCATE_DLLPLT 1
#else /* !TARGET_DEFS_ONLY */
riscv: GOT loads, signed remainder, ELF flags * support loading sym addresses from GOT: important for weak syms, fixes 104_inline. This is still incomplete, it only works for taking the sym address, not for directly loading/storing into such symbols (i.e. not for VT_LVAL) * another op: '%' * ELF flags: add EF_RISCV_FLOAT_ABI_DOUBLE, which is our ABI.
2019-07-16 05:15:51 +08:00
//#define DEBUG_RELOC
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
#include "tcc.h"
/* Returns 1 for a code relocation, 0 for a data relocation. For unknown
relocations, returns -1. */
int code_reloc (int reloc_type)
{
switch (reloc_type) {
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_BRANCH:
case R_RISCV_CALL:
case R_RISCV_JAL:
return 1;
case R_RISCV_GOT_HI20:
case R_RISCV_PCREL_HI20:
case R_RISCV_PCREL_LO12_I:
case R_RISCV_PCREL_LO12_S:
case R_RISCV_32_PCREL:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_SET6:
case R_RISCV_SUB6:
case R_RISCV_ADD16:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_ADD32:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_ADD64:
case R_RISCV_SUB16:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_SUB32:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_SUB64:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_32:
case R_RISCV_64:
return 0;
case R_RISCV_CALL_PLT:
return 1;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
}
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
tcc_error ("Unknown relocation type in code_reloc: %d", reloc_type);
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
return -1;
}
/* Returns an enumerator to describe whether and when the relocation needs a
GOT and/or PLT entry to be created. See tcc.h for a description of the
different values. */
int gotplt_entry_type (int reloc_type)
{
switch (reloc_type) {
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_ALIGN:
case R_RISCV_RELAX:
case R_RISCV_RVC_BRANCH:
case R_RISCV_RVC_JUMP:
riscv: Handle JUMP_SLOT reloc so that -run works.
2019-06-23 14:21:52 +08:00
case R_RISCV_JUMP_SLOT:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_SET6:
case R_RISCV_SUB6:
case R_RISCV_ADD16:
case R_RISCV_SUB16:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
return NO_GOTPLT_ENTRY;
case R_RISCV_BRANCH:
case R_RISCV_CALL:
case R_RISCV_PCREL_HI20:
case R_RISCV_PCREL_LO12_I:
case R_RISCV_PCREL_LO12_S:
case R_RISCV_32_PCREL:
case R_RISCV_ADD32:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_ADD64:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_SUB32:
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_SUB64:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_32:
case R_RISCV_64:
case R_RISCV_JAL:
return AUTO_GOTPLT_ENTRY;
case R_RISCV_GOT_HI20:
case R_RISCV_CALL_PLT:
return ALWAYS_GOTPLT_ENTRY;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
}
tcc_error ("Unknown relocation type: %d", reloc_type);
return -1;
}
ST_FUNC unsigned create_plt_entry(TCCState *s1, unsigned got_offset, struct sym_attr *attr)
{
Section *plt = s1->plt;
uint8_t *p;
unsigned plt_offset;
if (s1->output_type == TCC_OUTPUT_DLL)
tcc_error("DLLs unimplemented!");
if (plt->data_offset == 0)
section_ptr_add(plt, 32);
plt_offset = plt->data_offset;
p = section_ptr_add(plt, 16);
write64le(p, got_offset);
return plt_offset;
}
/* relocate the PLT: compute addresses and offsets in the PLT now that final
address for PLT and GOT are known (see fill_program_header) */
ST_FUNC void relocate_plt(TCCState *s1)
{
uint8_t *p, *p_end;
if (!s1->plt)
return;
p = s1->plt->data;
p_end = p + s1->plt->data_offset;
if (p < p_end) {
uint64_t plt = s1->plt->sh_addr;
uint64_t got = s1->got->sh_addr;
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
uint64_t off = (got - plt + 0x800) >> 12;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
if ((off + ((uint32_t)1 << 20)) >> 21)
tcc_error("Failed relocating PLT (off=0x%lx, got=0x%lx, plt=0x%lx)", off, got, plt);
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
write32le(p, 0x397 | (off << 12)); // auipc t2, %pcrel_hi(got)
write32le(p + 4, 0x41c30333); // sub t1, t1, t3
write32le(p + 8, 0x0003be03 // ld t3, %pcrel_lo(got)(t2)
| (((got - plt) & 0xfff) << 20));
write32le(p + 12, 0xfd430313); // addi t1, t1, -(32+12)
write32le(p + 16, 0x00038293 // addi t0, t2, %pcrel_lo(got)
| (((got - plt) & 0xfff) << 20));
write32le(p + 20, 0x00135313); // srli t1, t1, log2(16/PTRSIZE)
write32le(p + 24, 0x0082b283); // ld t0, PTRSIZE(t0)
write32le(p + 28, 0x000e0067); // jr t3
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
p += 32;
while (p < p_end) {
uint64_t pc = plt + (p - s1->plt->data);
uint64_t addr = got + read64le(p);
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
uint64_t off = (addr - pc + 0x800) >> 12;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
if ((off + ((uint32_t)1 << 20)) >> 21)
tcc_error("Failed relocating PLT (off=0x%lx, addr=0x%lx, pc=0x%lx)", off, addr, pc);
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
write32le(p, 0xe17 | (off << 12)); // auipc t3, %pcrel_hi(func@got)
write32le(p + 4, 0x000e3e03 // ld t3, %pcrel_lo(func@got)(t3)
| (((addr - pc) & 0xfff) << 20));
write32le(p + 8, 0x000e0367); // jalr t1, t3
write32le(p + 12, 0x00000013); // nop
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
p += 16;
}
}
}
void relocate_init(Section *sr) {}
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
void relocate_fini(Section *sr)
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
{
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
}
struct pcrel_hi {
addr_t addr, val;
};
static struct pcrel_hi last_hi;
void relocate(TCCState *s1, ElfW_Rel *rel, int type, unsigned char *ptr,
addr_t addr, addr_t val)
{
uint64_t off64;
uint32_t off32;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
int sym_index = ELFW(R_SYM)(rel->r_info);
ElfW(Sym) *sym = &((ElfW(Sym) *)symtab_section->data)[sym_index];
switch(type) {
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_ALIGN:
case R_RISCV_RELAX:
return;
case R_RISCV_BRANCH:
off64 = val - addr;
if ((off64 + (1 << 12)) & ~(uint64_t)0x1ffe)
tcc_error("R_RISCV_BRANCH relocation failed"
" (val=%lx, addr=%lx)", val, addr);
off32 = off64 >> 1;
write32le(ptr, (read32le(ptr) & ~0xfe000f80)
| ((off32 & 0x800) << 20)
| ((off32 & 0x3f0) << 21)
| ((off32 & 0x00f) << 8)
| ((off32 & 0x400) >> 3));
return;
case R_RISCV_JAL:
off64 = val - addr;
if ((off64 + (1 << 21)) & ~(((uint64_t)1 << 22) - 2))
riscv: Add more ops and fixes * implement compares, gtst and gsym/gjmp and add * implement stores (simple cases) * fix arg passing with more than one register arg, fix loads to not always use 8byte loads * add some predefined macros: __riscv, __riscv_xlen, __SIZEOF_POINTER__ (needed by glibc header) The first 5 tests of tests2 run now.
2019-06-24 08:34:46 +08:00
tcc_error("R_RISCV_JAL relocation failed"
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
" (val=%lx, addr=%lx)", val, addr);
off32 = off64;
write32le(ptr, (read32le(ptr) & 0xfff)
| (((off32 >> 12) & 0xff) << 12)
| (((off32 >> 11) & 1) << 20)
| (((off32 >> 1) & 0x3ff) << 21)
| (((off32 >> 20) & 1) << 31));
return;
case R_RISCV_CALL:
case R_RISCV_CALL_PLT:
write32le(ptr, (read32le(ptr) & 0xfff)
| ((val - addr + 0x800) & ~0xfff));
write32le(ptr + 4, (read32le(ptr + 4) & 0xfffff)
| (((val - addr) & 0xfff) << 20));
return;
case R_RISCV_PCREL_HI20:
riscv: hacky prolog, epilog and return this now allows to compile a simple working example: int main(void) { return 0; }
2019-06-23 11:19:37 +08:00
#ifdef DEBUG_RELOC
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
printf("PCREL_HI20: val=%lx addr=%lx\n", val, addr);
riscv: hacky prolog, epilog and return this now allows to compile a simple working example: int main(void) { return 0; }
2019-06-23 11:19:37 +08:00
#endif
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
off64 = (int64_t)(val - addr + 0x800) >> 12;
if ((off64 + ((uint64_t)1 << 20)) >> 21)
riscv: GOT loads, signed remainder, ELF flags * support loading sym addresses from GOT: important for weak syms, fixes 104_inline. This is still incomplete, it only works for taking the sym address, not for directly loading/storing into such symbols (i.e. not for VT_LVAL) * another op: '%' * ELF flags: add EF_RISCV_FLOAT_ABI_DOUBLE, which is our ABI.
2019-07-16 05:15:51 +08:00
tcc_error("R_RISCV_PCREL_HI20 relocation failed: off=%lx cond=%lx sym=%s",
off64, ((int64_t)(off64 + ((uint64_t)1 << 20)) >> 21),
symtab_section->link->data + sym->st_name);
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
write32le(ptr, (read32le(ptr) & 0xfff)
| ((off64 & 0xfffff) << 12));
last_hi.addr = addr;
last_hi.val = val;
return;
case R_RISCV_GOT_HI20:
val = s1->got->sh_addr + get_sym_attr(s1, sym_index, 0)->got_offset;
off64 = (int64_t)(val - addr + 0x800) >> 12;
if ((off64 + ((uint64_t)1 << 20)) >> 21)
tcc_error("R_RISCV_GOT_HI20 relocation failed");
last_hi.addr = addr;
last_hi.val = val;
write32le(ptr, (read32le(ptr) & 0xfff)
| ((off64 & 0xfffff) << 12));
return;
case R_RISCV_PCREL_LO12_I:
riscv: hacky prolog, epilog and return this now allows to compile a simple working example: int main(void) { return 0; }
2019-06-23 11:19:37 +08:00
#ifdef DEBUG_RELOC
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
printf("PCREL_LO12_I: val=%lx addr=%lx\n", val, addr);
riscv: hacky prolog, epilog and return this now allows to compile a simple working example: int main(void) { return 0; }
2019-06-23 11:19:37 +08:00
#endif
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
if (val != last_hi.addr)
tcc_error("unsupported hi/lo pcrel reloc scheme");
val = last_hi.val;
addr = last_hi.addr;
write32le(ptr, (read32le(ptr) & 0xfffff)
| (((val - addr) & 0xfff) << 20));
return;
case R_RISCV_PCREL_LO12_S:
if (val != last_hi.addr)
tcc_error("unsupported hi/lo pcrel reloc scheme");
val = last_hi.val;
addr = last_hi.addr;
off32 = val - addr;
write32le(ptr, (read32le(ptr) & ~0xfe000f80)
| ((off32 & 0xfe0) << 20)
| ((off32 & 0x01f) << 7));
return;
case R_RISCV_RVC_BRANCH:
off64 = (val - addr);
if ((off64 + (1 << 8)) & ~(uint64_t)0x1fe)
tcc_error("R_RISCV_RVC_BRANCH relocation failed"
" (val=%lx, addr=%lx)", val, addr);
off32 = off64;
write16le(ptr, (read16le(ptr) & 0xe383)
| (((off32 >> 5) & 1) << 2)
| (((off32 >> 1) & 3) << 3)
| (((off32 >> 6) & 3) << 5)
| (((off32 >> 3) & 3) << 10)
| (((off32 >> 8) & 1) << 12));
return;
case R_RISCV_RVC_JUMP:
off64 = (val - addr);
if ((off64 + (1 << 11)) & ~(uint64_t)0xffe)
tcc_error("R_RISCV_RVC_BRANCH relocation failed"
" (val=%lx, addr=%lx)", val, addr);
off32 = off64;
write16le(ptr, (read16le(ptr) & 0xe003)
| (((off32 >> 5) & 1) << 2)
| (((off32 >> 1) & 7) << 3)
| (((off32 >> 7) & 1) << 6)
| (((off32 >> 6) & 1) << 7)
| (((off32 >> 10) & 1) << 8)
| (((off32 >> 8) & 3) << 9)
| (((off32 >> 4) & 1) << 11)
| (((off32 >> 11) & 1) << 12));
return;
case R_RISCV_32:
write32le(ptr, val);
return;
riscv: Handle JUMP_SLOT reloc so that -run works.
2019-06-23 14:21:52 +08:00
case R_RISCV_JUMP_SLOT:
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_64:
write64le(ptr, val);
return;
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_ADD64:
write64le(ptr, read64le(ptr) + val);
return;
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_ADD32:
write32le(ptr, read32le(ptr) + val);
return;
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_SUB64:
write64le(ptr, read64le(ptr) - val);
return;
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_SUB32:
write32le(ptr, read32le(ptr) - val);
return;
riscv: Handle more relocs those happen on SUSE systems.
2019-07-16 00:39:02 +08:00
case R_RISCV_ADD16:
write16le(ptr, read16le(ptr) + val);
return;
case R_RISCV_SUB16:
write16le(ptr, read16le(ptr) - val);
return;
case R_RISCV_SET6:
*ptr = (*ptr & ~0x3f) | (val & 0x3f);
return;
case R_RISCV_SUB6:
*ptr = (*ptr & ~0x3f) | ((*ptr - val) & 0x3f);
return;
riscv: Handle some usual relocs this is enough to let me link a tcctest.c compiled by GCC using some current debian sid riscv64 system. It needs linking against libgcc.a for various floating point TFmode routines. The result runs.
2019-06-23 08:10:10 +08:00
case R_RISCV_32_PCREL:
case R_RISCV_COPY:
/* XXX */
return;
default:
fprintf(stderr, "FIXME: handle reloc type %x at %x [%p] to %x\n",
type, (unsigned)addr, ptr, (unsigned)val);
return;
riscv64: Add skeleton target
2019-06-22 12:13:10 +08:00
}
}
#endif
Reference in New Issue Copy Permalink